Using this register, a waiting time between MTU input blocks sent without acknowledgement from the module to the superordinated system can be configured. This is required to allow the receiver the sequentially correct receiving of the blocks in the case of nonsynchronous systems with different cycle times (task classes).
|
Name |
Meaning |
|---|---|
|
Block Forward Delay |
0...65535 μsec |